Electronic Components Datasheet Search
  English  ▼

X  

AD6684 Datasheet(PDF) 86 Page - Analog Devices

Part # AD6684
Description  135 MHz Quad IF Receiver
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD6684 Datasheet(HTML) 86 Page - Analog Devices

Back Button AD6684 Datasheet HTML 82Page - Analog Devices AD6684 Datasheet HTML 83Page - Analog Devices AD6684 Datasheet HTML 84Page - Analog Devices AD6684 Datasheet HTML 85Page - Analog Devices AD6684 Datasheet HTML 86Page - Analog Devices AD6684 Datasheet HTML 87Page - Analog Devices AD6684 Datasheet HTML 88Page - Analog Devices AD6684 Datasheet HTML 89Page - Analog Devices AD6684 Datasheet HTML 90Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 107 page
background image
AD6684
Data Sheet
Rev. 0 | Page 86 of 107
Address
Name
Bits
Bit Name
Settings
Description
Reset
Access
0x011A
Clock
detection
control
[7:5]
Reserved
Reserved.
0x0
R/W
[4:3]
Clock detection threshold
Clock detection threshold.
0x1
R/W
01
200 MHz.
11
150 MHz.
2
Clock detection enable
Clock detection enable
0x1
R/W
1
Enable.
0
Disable.
[1:0]
Reserved.
Reserved.
0x2
R/W
0x011B
Pair map
clock status
[7:1]
Reserved
Reserved.
0x0
R
0
Input clock detect
Clock detection status.
0x0
R
0
Input clock not detected.
1
Input clock detected/locked.
0x011C
Clock DCS
control
[7:3]
Reserved
Reserved.
0x1
R/W
1
Clock DCS enable
Clock DCS enable.
0x0
R/W
0
DCS bypassed.
1
DCS enabled.
0
Clock DCS power-up
Clock DCS power-up.
0x0
R/W
0
DCS powered down.
1
DCS powered up. The DCS must be
powered up before being enabled.
0x0120
Pair map
SYSREF
Control 1
7
Reserved
Reserved.
0x0
R
6
SYSREF± flag reset
0
Normal flag operation.
0x0
R/W
1
SYSREF± flags held in reset (setup/hold
error flags cleared).
5
Reserved
Reserved.
0x0
R
4
SYSREF± transition select
0
SYSREF± is valid on low to high transitions
using the selected CLK input edge. When
changing this setting, the SYSREF± mode
select must be set to disabled.
0x0
R/W
1
SYSREF± is valid on high to low transitions
using the selected CLK input edge. When
changing this setting, the SYSREF± mode
select must be set to disabled.
3
CLK± edge select
0
Captured on rising edge of CLK input.
0x0
R/W
1
Captured on falling edge of CLK input.
[2:1]
SYSREF± mode select
00
Disabled.
0x0
R/W
01
Continuous.
10
N shot.
0
Reserved
Reserved.
0x0
R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com