AD9173 datasheet(111/144 Pages) AD

111 / 144 page

Data Sheet

AD9173

analog.com

Rev. C | 111 of 144

Table 60. Register Details

Addr.

Name

Bits

Bit Name

Settings

Description

Reset

Access

EOMF_MASK_1

Mask end of multiframe (EOMF) from QBD1. Assert

SYNCOUT1± based on the loss of the multiframe

synchronization.

0x0

R/W

Do not assert SYNCOUT1± on loss of multiframe.

Assert SYNCOUT1± on loss of multiframe.

EOMF_MASK_0

Mask EOMF from QBD0. Assert SYNCOUT0± based

on the loss of the multiframe synchronization.

0x0

R/W

Do not assert SYNCOUT0± on loss of multiframe.

Assert SYNCOUT0± on loss of multiframe.

EOF_MASK_1

Mask EOF from QBD1. Assert SYNCOUT1± based

on loss of frame synchronization.

0x0

R/W

Do not assert SYNCOUT1± on loss of frame.

Assert SYNCOUT1± on loss of frame.

EOF_MASK_0

Mask EOF from QBD0. Assert SYNCOUT0± based

on loss of frame synchronization.

0x0

R/W

Do not assert SYNCOUT0± on loss of frame.

Assert SYNCOUT0± on loss of frame.

0x312

SYNCOUT_GEN_1

[7:4]

SYNC_ERR_DUR

Duration of SYNCOUTx± low for the purposes of the

synchronization error report. Duration = (0.5 + code)

PCLK cycles. To most closely match the specified

value, set these bits as close as possible to f/2 PCLK

cycles. These bits are shared between SYNCOUT0±

and SYNCOUT1±.

0x0

R/W

[3:0]

RESERVED

Reserved.

0x0

R/W

0x315

PHY_PRBS_TEST_EN

[7:0]

PHY_TEST_EN

Enable PHY BER by ungating the clocks.

0x0

R/W

PHY test disable.

PHY test enable.

0x316

PHY_PRBS_TEST_

RESERVED

Reserved.

0x0

CTRL

[6:4]

PHY_SRC_ERR_CNT

0x0

R/W

000

Report Lane 0 error count.

001

Report Lane 1 error count.

010

Report Lane 2 error count.

011

Report Lane 3 error count.

100

Report Lane 4 error count.

101

Report Lane 5 error count.

110

Report Lane 6 error count.

111

Report Lane 7 error count.

[3:2]

PHY_PRBS_PAT_SEL

Select PRBS pattern for PHY BER test.

0x0

R/W

PRBS7.

PRBS15.

PRBS31.

Not used.

PHY_TEST_START

Starts and stops the PHY PRBS test.

0x0

R/W

Test not started.

Test started.

PHY_TEST_RESET

Resets PHY PRBS test state machine and error

counters.

0x0

R/W

Not reset.

Reset.

AD9173 Datasheet(PDF) 111 Page - Analog Devices

AD9173 Datasheet(HTML) 111 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL