| Electronic Components Datasheet Search |
|
AD9559PCBZ Datasheet(PDF) 101 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9559PCBZ Datasheet(HTML) 101 Page - Analog Devices |
|
101 / 120 page ![]() Data Sheet AD9559 Rev. 0 | Page 101 of 120 COMMON OPERATIONAL CONTROLS (REGISTER 0x0A00 TO REGISTER 0x0A0E) Table 145. Global Operational Controls Address Bits Bit Name Description 0x0A00 [7:3] Reserved Default: 00000b. 2 Soft sync all Setting this bit initiates synchronization of all clock distribution outputs (default = 0b). Nonmasked outputs stall when value is 1; restart is initialized on a 1-to-0 transition. 1 Calibrate all Calibrates both output PLL0 (APLL_0) and output PLL1 (APLL_1). 0 Power down all Places the entire device in deep sleep mode (default: device is not powered down). Table 146. Reference Input Power-down Address Bits Bit Name Description 0x0A01 [7:4] Reserved Default: 0x0 3 REFD power-down Powers down REFD input receiver 0 (default) = not powered down 1 = powered down 2 REFC power-down Powers down REFC input receiver 0 (default) = not powered down 1 = powered down 1 REFB power-down Powers down REFB input receiver 0 (default) = not powered down 1 = powered down 0 REFA power-down Powers down REFA input receiver 0 (default) = not powered down 1 = powered down Table 147. Reference Input Validation Timeout Address Bits Bit Name Description 0x0A02 [7:4] Reserved Default: 0x0 3 REFD timeout (autoclear) If REFD is unfaulted, setting this autoclearing bit forces the reference validation timer for REFD to zero, thus making it valid immediately (default = 0b). 2 REFC timeout (autoclear) If REFC is unfaulted, setting this autoclearing bit forces the reference validation timer for REFC to zero, thus making it valid immediately (default = 0b). 1 REFB timeout (autoclear) If REFB is unfaulted, setting this autoclearing bit forces the reference validation timer for REFB to zero, thus making it valid immediately (default = 0b). 0 REFA timeout (autoclear) If REFA is unfaulted, setting this autoclearing bit forces the reference validation timer for REFA to zero, thus making it valid immediately (default = 0b). Table 148. Force Reference Input Fault Address Bits Bit Name Description 0x0A03 [7:4] Reserved Default: 0x0 3 REFD fault Faults REFD input receiver 0 (default) = not faulted 1 = faulted (REFD is not used) 2 REFC fault Faults REFC input receiver 0 (default) = not faulted 1 = faulted (REFC is not used) 1 REFB fault Faults REFB input receiver 0 (default) = not faulted 1 = faulted (REFB is not used) 0 REFA fault Faults REFA input receiver 0 (default) = not faulted 1 = faulted (REFA is not used) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |