Electronic Components Datasheet Search
  English  ▼

X  

AD6684 Datasheet(PDF) 104 Page - Analog Devices

Part # AD6684
Description  135 MHz Quad IF Receiver
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD6684 Datasheet(HTML) 104 Page - Analog Devices

Back Button AD6684 Datasheet HTML 99Page - Analog Devices AD6684 Datasheet HTML 100Page - Analog Devices AD6684 Datasheet HTML 101Page - Analog Devices AD6684 Datasheet HTML 102Page - Analog Devices AD6684 Datasheet HTML 103Page - Analog Devices AD6684 Datasheet HTML 104Page - Analog Devices AD6684 Datasheet HTML 105Page - Analog Devices AD6684 Datasheet HTML 106Page - Analog Devices AD6684 Datasheet HTML 107Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 104 / 107 page
background image
AD6684
Data Sheet
Rev. 0 | Page 104 of 107
Address
Name
Bits
Bit Name
Settings
Description
Reset
Access
0x05C6
JESD204B
serializer
preemphasis
selection
register for
Logical
Lane 1
7
Post tab polarity
Post tab polarity.
0x0
R/W
0
Normal.
1
Inverted.
[6:4]
Sets post tab level
These bits set the post tab level.
0x0
R/W
0
0 dB.
1
3 dB.
10
6 dB.
11
9 dB.
100
12 dB.
101
Not valid.
110
Not valid.
111
Not valid.
3
Pretab polarity
This bit sets the pretab polarity.
0x0
R/W
0
Normal.
1
Inverted.
[2:0]
Sets pretab level
These bits set the pretab level.
0x0
R/W
0
0 dB.
1
3 dB.
10
6 dB.
11
9 dB.
100
12 dB.
101
Not valid.
110
Not valid.
111
Not valid.
0x0922
Large dither
control
[7:0]
Large dither control
Enables/disables the large dither control.
0x70
R/W
1110000
Enable.
1110001
Disable.
0x1222
PLL
calibration
[7:0]
PLL calibration
PLL calibration.
0x0
R/W
0x00
Normal operation.
0x04
PLL calibration
0x1228
JESD204B
start-up
circuit reset
[7:0]
JESD204B start-up circuit
reset
JESD204B start-up circuit reset.
0xF
R/W
0x0F
Normal operation.
0x4F
Start-up circuit reset.
0x1262
PLL loss of
lock control
PLL loss of lock control
PLL loss of lock control.
0x0
R/W
0x00
Normal operation.
0x08
Clear loss of lock.
0x18A6
Pair map
VREF control
[7:5]
Reserved
Reserved.
0x0
R
4
Reserved
Reserved.
0x0
R/W
[3:1]
Reserved
Reserved.
0x0
R
0
VREF control
0x0
R/W
0
Internal reference.
1
External reference.
0x1908
Channel
map analog
input
control
[7:6]
Reserved
Reserved.
0x0
R
[5:4]
Reserved
Reserved.
0x0
R/W
3
Reserved
Reserved.
0x0
R
2
Analog input dc coupling
control
Analog input dc coupling control.
0x0
R/W
0
AC coupling.
1
DC coupling.
1
Reserved
Reserved.
0x0
R
0
Reserved
Reserved.
0x0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com