Electronic Components Datasheet Search
  English  ▼

X  

AD9559PCBZ Datasheet(PDF) 113 Page - Analog Devices

Part # AD9559PCBZ
Description  Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9559PCBZ Datasheet(HTML) 113 Page - Analog Devices

Back Button AD9559PCBZ Datasheet HTML 109Page - Analog Devices AD9559PCBZ Datasheet HTML 110Page - Analog Devices AD9559PCBZ Datasheet HTML 111Page - Analog Devices AD9559PCBZ Datasheet HTML 112Page - Analog Devices AD9559PCBZ Datasheet HTML 113Page - Analog Devices AD9559PCBZ Datasheet HTML 114Page - Analog Devices AD9559PCBZ Datasheet HTML 115Page - Analog Devices AD9559PCBZ Datasheet HTML 116Page - Analog Devices AD9559PCBZ Datasheet HTML 117Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 120 page
background image
Data Sheet
AD9559
Rev. 0 | Page 113 of 120
Table 178. DPLL_1 Phase Lock and Frequency Lock Bucket Levels
Address
Bits
Bit Name
Description
0x0D47
[7:0]
DPLL_1 phase
lock detect bucket
Read-only DPLL_1 lock detect bucket level, Bits[7:0]; see the DPLL Frequency Lock Detector section.
0x0D48
[7:4]
Reserved
Reserved.
[3:0]
DPLL_1 phase
lock detect bucket
Read-only DPLL_1 lock detect bucket level, Bits[11:8]; see the DPLL Frequency Lock Detector section.
0x0D49
[7:0]
Frequency tub
Read-only DPLL_1 frequency lock detect bucket level, Bits[7:0]; see the DPLL Phase Lock Detector section.
0x0D4A
[7:4]
Reserved
Reserved.
[3:0]
Frequency tub
Read-only DPLL_1 frequency lock detect bucket level, Bits[11:8]; see the DPLL Phase Lock Detector
section.
EEPROM CONTROL (REGISTER 0x0E00 TO REGISTER 0x0E03)
Table 179. EEPROM Control
Address
Bits
Bit Name
Description
0x0E00
[7:1]
Reserved
Reserved
0
Write enable
EEPROM write enable/protect.
0 (default) = EEPROM write protected
1 = EEPROM write enabled
0x0E01
[7:4]
Reserved
Reserved
[3:0]
Conditional value
When set to a nonzero value, it establishes the condition for EEPROM downloads. The default value is 0.
0x0E02
[7:1]
Reserved
Reserved
0
Save to EEPROM
Uploads data to the EEPROM (see the EEPROM Storage Sequence (Register 0x0E10 to Register 0x0E3C)
section for more information).
0x0E03
[7:2]
Reserved
Reserved
1
Load from EPROM
Downloads data from the EEPROM.
0
Reserved
Reserved
EEPROM STORAGE SEQUENCE (REGISTER 0x0E10 TO REGISTER 0x0E3C)
The default settings of Register 0x0E10 to Register 0x0E33 contain the default EEPROM instruction sequence. The tables in this section
provide descriptions of the register defaults, assuming that the controller has been instructed to carry out an EEPROM storage sequence
in which all of the registers are stored and loaded by the EEPROM.
Table 180. EEPROM Storage Sequence for M Pin Settings and IRQ Masks
Address
Bits
Bit Name
Description
0x0E10
[7:0]
User free run
The default value of this register is 0x98, which the controller interprets as a user free run command for
both PLLs. The controller stores 0x98 in the EEPROM and increments the EEPROM address pointer.
0x0E11
[7:0]
User scratchpad
The default value of this register is 0x01, which is a data instruction. Its decimal value is 1, which tells
the controller to transfer two bytes of data (1 + 1), beginning at the address specified by the next two
bytes. The controller stores 0x01 in the EEPROM and increments the EEPROM address pointer.
0x0E12
[7:0]
The default value of these two registers is 0x000E. Because the previous register contains a data
instruction, these two registers define a starting address (in this case, 0x000E). The controller stores
0x000E in the EEPROM and increments the EEPROM pointer by 2. It then transfers two bytes from the
register map (beginning at Address 0x000E) to the EEPROM and increments the EEPROM address
pointer by 3 (two data bytes and one checksum byte). The two bytes transferred correspond to the
user scratchpad in the register map.
0x0E13
0x0E14
[7:0]
M pins and IRQ
masks
The default value of this register is 0x12, which the controller interprets as a data instruction. Its
decimal value is 18, which tells the controller to transfer 19 bytes of data (18 + 1), beginning at the
address specified by the next two bytes. The controller stores 0x12 in the EEPROM and increments
the EEPROM address pointer.
0x0E15
[7:0]
The default value of these two registers is 0x0100. Because the previous register contains a data
instruction, these two registers define a starting address (in this case, 0x0100). The controller stores
0x0100 in the EEPROM and increments the EEPROM pointer by 2. It then transfers 19 bytes from the
register map (beginning at Address 0x0100) to the EEPROM and increments the EEPROM address
pointer by 20 (19 data bytes and one checksum byte). The 19 bytes transferred correspond to the
M pin and IRQ settings in the register map.
0x0E16



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com